"7GHz L1 cache SRAMs for the 32nm zEnterprise™ EC12 processor."

John Davis et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487754

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/DavisBHCSRPKW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DavisBHCSRPKW13
John Davis, Paul Bunce, Diana M. Henderson, Yuen H. Chan, Uma Srinivasan, Daniel Rodko, Pradip Patel, Thomas J. Knips, Tobias Werner:
7GHz L1 cache SRAMs for the 32nm zEnterprise™ EC12 processor. ISSCC 2013: 324-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.