"Simulation and satisfiability guided counter-example triage for RTL design ..."

Zissis Poulos et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISQED.2014.6783384

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/PoulosYVL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/PoulosYVL14
Zissis Poulos, Yu-Shen Yang, Andreas G. Veneris, Bao Le:
Simulation and satisfiability guided counter-example triage for RTL design debugging. ISQED 2014: 618-624

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.