"Logic-based row redundancy technique designed in 7nm FinFET technology for ..."

Vivek Nautiyal et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISQED.2018.8357300

access: closed

type: Conference or Workshop Paper

metadata version: 2018-05-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/NautiyalNBDDSSK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/NautiyalNBDDSSK18
Vivek Nautiyal, Nishant Nukala, Fakhruddin Ali Bohra, Sagar Dwivedi, Jitendra Dasani, Satinderjit Singh, Gaurav Singla, Martin Kinkade:
Logic-based row redundancy technique designed in 7nm FinFET technology for embedded SRAMs. ISQED 2018: 274-279

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.