"Scalable Multistage Network for Multiprocessor System-on-Chip Design."

Samy Meftali, Jean-Luc Dekeyser, Isaac D. Scherson (2005)

> Home

Details and statistics

DOI: 10.1109/ISPAN.2005.77

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ispan/MeftaliDS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispan/MeftaliDS05
Samy Meftali, Jean-Luc Dekeyser, Isaac D. Scherson:
Scalable Multistage Network for Multiprocessor System-on-Chip Design. ISPAN 2005: 352-357

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.