"A Multi-Level Power Gating Logic Controlled Driver for A 10-V Power ..."

Soumika Majumder et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISOCC62682.2024.10762163

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isocc/MajumderTJKCW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isocc/MajumderTJKCW24
Soumika Majumder, Lean Karlo Santos Tolentino, Oliver Lexter July Alvarez Jose, Venkata Naveen Kolakaluri, Mitch Ming-Chi Chou, Chua-Chin Wang:
A Multi-Level Power Gating Logic Controlled Driver for A 10-V Power Transistor Using 180-nm High Voltage BCD Process. ISOCC 2024: 51-52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.