"Fine-Grain Pipelined Reconfigurable VLSI Architecture Based on ..."

Katsuhiko Shimabukuro, Michitaka Kameyama (2017)

> Home

Details and statistics

DOI: 10.1109/ISMVL.2017.45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/ShimabukuroK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ShimabukuroK17
Katsuhiko Shimabukuro, Michitaka Kameyama:
Fine-Grain Pipelined Reconfigurable VLSI Architecture Based on Multiple-Valued Multiplexer Logic. ISMVL 2017: 19-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.