"Design of Multiple-Valued Linear Digital Circuits for Highly Parallel ..."

Masami Nakajima, Michitaka Kameyama (1994)

> Home

Details and statistics

DOI: 10.1109/ISMVL.1994.302197

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/NakajimaK94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/NakajimaK94
Masami Nakajima, Michitaka Kameyama:
Design of Multiple-Valued Linear Digital Circuits for Highly Parallel k-Ary Operations. ISMVL 1994: 223-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.