"Optimization of power dissipation and skew sensitivity in clock buffer ..."

Jae W. Chung et al. (1995)

> Home

Details and statistics

DOI: 10.1145/224081.224113

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/ChungKCL95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/ChungKCL95
Jae W. Chung, De-Yu Kao, Chung-Kuan Cheng, Ting-Ting Y. Lin:
Optimization of power dissipation and skew sensitivity in clock buffer synthesis. ISLPD 1995: 179-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.