"A 0.6V 50-to-145MHz PVT tolerant digital PLL with DCO-dedicated ..."

Yudong Zhang et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2017.8050743

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ZhangLRJW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ZhangLRJW17
Yudong Zhang, Xiaofeng Liu, Woogeun Rhee, Hanjun Jiang, Zhihua Wang:
A 0.6V 50-to-145MHz PVT tolerant digital PLL with DCO-dedicated ΔΣ LDO and temperature compensation circuits in 65nm CMOS. ISCAS 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.