"Power-saving nano-scale DRAMs with an adaptive refreshing clock generator."

Tung-Han Tsai et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2008.4541492

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/TsaiCLW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TsaiCLW08
Tung-Han Tsai, Chin-Lin Chen, Ching-Li Lee, Chua-Chin Wang:
Power-saving nano-scale DRAMs with an adaptive refreshing clock generator. ISCAS 2008: 612-615

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.