"Self-Timed Shaper Circuit for Wide Memories in Advanced CMOS Technologies."

Vivek Nautiyal et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351117

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/NautiyalSDSCDB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/NautiyalSDSCDB18
Vivek Nautiyal, Gaurav Singla, Sagar Dwivedi, Satinderjit Singh, Ingming Chang, Jitendra Dasani, Fakhruddin Ali Bohra:
Self-Timed Shaper Circuit for Wide Memories in Advanced CMOS Technologies. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.