"Delay analysis and optimal biasing for high speed low power Current Mode ..."

Vasanth Kakani, Foster F. Dai, Richard C. Jaeger (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2016-05-20

- no documents available
- export record
  dblp key:
  - conf/iscas/KakaniDJ04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KakaniDJ04
Vasanth Kakani, Foster F. Dai, Richard C. Jaeger:
Delay analysis and optimal biasing for high speed low power Current Mode Logic circuits. ISCAS (2) 2004: 869-872

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.