"A frequency-folded ADC architecture with digital LO synthesis."

Travis Forbes et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2013.6571804

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ForbesHSG13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ForbesHSG13
Travis Forbes, Wei-Gi Ho, Nan Sun, Ranjit Gharpurey:
A frequency-folded ADC architecture with digital LO synthesis. ISCAS 2013: 149-152

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.