"Design and Implementation of the AEGIS Single-Chip Secure Processor Using ..."

G. Edward Suh et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ISCA.2005.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isca/SuhOSD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/SuhOSD05
G. Edward Suh, Charles W. O'Donnell, Ishan Sachdev, Srinivas Devadas:
Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions. ISCA 2005: 25-36

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.