"Basic Implementation of FPGA-GPU Dual SoC Hybrid Architecture for ..."

Yuya Nagamatsu et al. (2020)

> Home

Details and statistics

DOI: 10.1109/IROS45743.2020.9341602

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iros/NagamatsuSOI20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iros/NagamatsuSOI20
Yuya Nagamatsu, Fumihito Sugai, Kei Okada, Masayuki Inaba:
Basic Implementation of FPGA-GPU Dual SoC Hybrid Architecture for Low-Latency Multi-DOF Robot Motion Control. IROS 2020: 7255-7260

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.