"Area-Efficient FPGA Implementation of Quadruple Precision Floating Point ..."

Manish Kumar Jaiswal, Ray C. C. Cheung (2012)

> Home

Details and statistics

DOI: 10.1109/IPDPSW.2012.46

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipps/JaiswalC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/JaiswalC12
Manish Kumar Jaiswal, Ray C. C. Cheung:
Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier. IPDPS Workshops 2012: 376-382

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.