"BIST of Delay Faults in the Logic Architecture of Symmetrical FPGAs."

Patrick Girard et al. (2004)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2004.17

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/GirardHPR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/GirardHPR04
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
BIST of Delay Faults in the Logic Architecture of Symmetrical FPGAs. IOLTS 2004: 187-192

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.