"Transient Fault Emulation of Hardened Circuits in FPGA Platforms."

Mario García-Valderas et al. (2004)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2004.49

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/Garcia-ValderasLPE04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/Garcia-ValderasLPE04
Mario García-Valderas, Celia López-Ongil, Marta Portela-García, Luis Entrena:
Transient Fault Emulation of Hardened Circuits in FPGA Platforms. IOLTS 2004: 109-114

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.