"Soft error optimization of combinational circuit based on gate sizing and ..."

Xuebing Cao et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2018.8474275

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/CaoXLLLW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/CaoXLLLW18
Xuebing Cao, Liyi Xiao, Linzhe Li, Jie Li, Jiaqiang Li, Jinxiang Wang:
Soft error optimization of combinational circuit based on gate sizing and multi-objective particle swarm optimization algorithm. IOLTS 2018: 165-170

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.