"UML state machine implementation in FPGA devices by means of dual model ..."

Michal Doligalski, Marian Adamski (2013)

> Home

Details and statistics

DOI: 10.1109/INDIN.2013.6622878

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/indin/DoligalskiA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/indin/DoligalskiA13
Michal Doligalski, Marian Adamski:
UML state machine implementation in FPGA devices by means of dual model and Verilog. INDIN 2013: 177-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.