"RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for ..."

Roshan G. Ragel et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-15234-4_14

access: open

type: Conference or Workshop Paper

metadata version: 2022-06-23

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/ifip10-3/RagelAPP10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ifip10-3/RagelAPP10
Roshan G. Ragel, Jude Angelo Ambrose, Jorgen Peddersen, Sri Parameswaran:
RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors. DIPES/BICC 2010: 137-144

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.