"Real-time and faster-than-real-time simulation of Modular Multilevel ..."

Can Wang, Wei Li, Jean Bélanger (2013)

> Home

Details and statistics

DOI: 10.1109/IECON.2013.6700015

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/Wang0B13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/Wang0B13
Can Wang, Wei Li, Jean Bélanger:
Real-time and faster-than-real-time simulation of Modular Multilevel Converters using standard multi-core CPU and FPGA chips. IECON 2013: 5405-5411

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.