"A VLSI hardware accelerator for dynamic time warping."

V. K. Sundaresan et al. (1992)

> Home

Details and statistics

DOI: 10.1109/ICPR.1992.202121

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icpr/SundaresanNRS92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpr/SundaresanNRS92
V. K. Sundaresan, Sanjay Nichani, N. Ranganathan, Ravi Sankar:
A VLSI hardware accelerator for dynamic time warping. ICPR (4) 1992: 27-30

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.