"Efficient Implementation of IEEE Double Precision Floating-Point ..."

Manish Kumar Jaiswal, Nitin Chandrachoodan (2008)

> Home

Details and statistics

DOI: 10.1109/ICIINFS.2008.4798393

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iciis/JaiswalC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iciis/JaiswalC08
Manish Kumar Jaiswal, Nitin Chandrachoodan:
Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA. ICIIS 2008: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.