"Selection of Optimum Device Size and Trans-Conductance Ratio for High ..."

Abhijit R. Asati, Subhendu Kumar Sahoo, Chandra Shekhar (2009)

> Home

Details and statistics

DOI: 10.1109/ICETET.2009.199

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icetet/AsatiSS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icetet/AsatiSS09
Abhijit R. Asati, Subhendu Kumar Sahoo, Chandra Shekhar:
Selection of Optimum Device Size and Trans-Conductance Ratio for High Speed Digital CMOS Inverter Design for a Given Fanout Load. ICETET 2009: 121-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.