"An FPGA-based accelerator for rapid simulation of SC decoding of polar codes."

Johannes Wüthrich, Alexios Balatsoukas-Stimming, Andreas Burg (2015)

> Home

Details and statistics

DOI: 10.1109/ICECS.2015.7440396

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/WuthrichBB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/WuthrichBB15
Johannes Wüthrich, Alexios Balatsoukas-Stimming, Andreas Burg:
An FPGA-based accelerator for rapid simulation of SC decoding of polar codes. ICECS 2015: 633-636

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.