"Optimal structure of interconnection lines for GHz giga-scale nano-CMOS ..."

Chung-Yu Wu, Jen-Chieh Wang (2004)

> Home

Details and statistics

DOI: 10.1109/ICECS.2004.1399647

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/WuW04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/WuW04
Chung-Yu Wu, Jen-Chieh Wang:
Optimal structure of interconnection lines for GHz giga-scale nano-CMOS system-on-chip design. ICECS 2004: 191-194

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.