"Efficient complex-number multipliers mapped on FPGA."

A. Perez-Pascual, Javier Valls, Marcos M. Peiró (1999)

> Home

Details and statistics

DOI: 10.1109/ICECS.1999.813431

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/Perez-PascualVP99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/Perez-PascualVP99
A. Perez-Pascual, Javier Valls, Marcos M. Peiró:
Efficient complex-number multipliers mapped on FPGA. ICECS 1999: 1123-1126

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.