"A 10-bit 300MS/s Time-Interleaved Successive-Approximation Register ..."

Ko-Chi Kuo, Hung-Yi Chang, Chun-Wei Huang (2024)

> Home

Details and statistics

DOI: 10.1109/ICCE-TAIWAN62264.2024.10674124

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/KuoCH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/KuoCH24
Ko-Chi Kuo, Hung-Yi Chang, Chun-Wei Huang:
A 10-bit 300MS/s Time-Interleaved Successive-Approximation Register Analog-to-Digital Converter with a Binary-Scaled Recombination Weighting Capacitor Array and fault-tolerant. ICCE-Taiwan 2024: 697-698

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.