"Balancing the Interconnect Topology for Arrays of Processors between Cost ..."

Esther Y. Cheng et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ICCD.2002.1106767

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-01

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ChengZYCG02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ChengZYCG02
Esther Y. Cheng, Feng Zhou, Bo Yao, Chung-Kuan Cheng, Ronald L. Graham:
Balancing the Interconnect Topology for Arrays of Processors between Cost and Power. ICCD 2002: 180-186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.