"CMOS VLSI implementation of the 2D-DCT with linear processor arrays."

U. Totzek et al. (1990)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1990.116011

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/TotzekMWN90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/TotzekMWN90
U. Totzek, F. Matthiesen, S. Wohlleben, Tobias G. Noll:
CMOS VLSI implementation of the 2D-DCT with linear processor arrays. ICASSP 1990: 937-940

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.