"Analysis and Architecture Design for Memory Efficient Parallel Embedded ..."

Lien-Fei Chen et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2006.1660816

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/ChenHCL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/ChenHCL06
Lien-Fei Chen, Tai-Lun Huang, Tzau-Min Chou, Yeong-Kang Lai:
Analysis and Architecture Design for Memory Efficient Parallel Embedded Block Coding Architecture in JPEG 2000. ICASSP (3) 2006: 964-967

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.