"Parallelized Hardware Rough Set Processor Architecture in FPGA for Core ..."

Maciej Kopczynski, Tomasz Grzes (2020)

> Home

Details and statistics

DOI: 10.1109/ICARCV50220.2020.9305402

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icarcv/KopczynskiG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icarcv/KopczynskiG20
Maciej Kopczynski, Tomasz Grzes:
Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets. ICARCV 2020: 1098-1103

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.