"Translation UML diagrams into Verilog."

Grzegorz Bazydlo, Marian Adamski, Lukasz Stefanowicz (2014)

> Home

Details and statistics

DOI: 10.1109/HSI.2014.6860487

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hsi/BazydloAS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hsi/BazydloAS14
Grzegorz Bazydlo, Marian Adamski, Lukasz Stefanowicz:
Translation UML diagrams into Verilog. HSI 2014: 267-271

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.