"Energy- and area-efficient parameterized lifting-based 2-D DWT ..."

Yusong Hu, Viktor K. Prasanna (2014)

> Home

Details and statistics

DOI: 10.1109/HPEC.2014.7040956

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/HuP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/HuP14
Yusong Hu, Viktor K. Prasanna:
Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA. HPEC 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.