"Robust wiring networks for DfY considering timing constraints."

Philipp V. Panitz et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1228784.1228800

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PanitzOBK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PanitzOBK07
Philipp V. Panitz, Markus Olbrich, Erich Barke, Jürgen Koehl:
Robust wiring networks for DfY considering timing constraints. ACM Great Lakes Symposium on VLSI 2007: 43-48

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.