"Design considerations for variation tolerant multilevel CMOS/Nano ..."

Harika Manem et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1785481.1785548

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ManemRHW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ManemRHW10
Harika Manem, Garrett S. Rose, Xiaoli He, Wei Wang:
Design considerations for variation tolerant multilevel CMOS/Nano memristor memory. ACM Great Lakes Symposium on VLSI 2010: 287-292

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.