"Power-aware pipelined multiplier design based on 2-dimensional pipeline ..."

Jia Di, Jiann-Shiun Yuan (2003)

> Home

Details and statistics

DOI: 10.1145/764808.764826

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/DiY03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/DiY03
Jia Di, Jiann-Shiun Yuan:
Power-aware pipelined multiplier design based on 2-dimensional pipeline gating. ACM Great Lakes Symposium on VLSI 2003: 64-67

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.