"Enabling partial reconfiguration and low latency routing using segmented ..."

Kizheppatt Vipin, Jan Gray, Nachiket Kapre (2017)

> Home

Details and statistics

DOI: 10.23919/FPL.2017.8056777

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/VipinGK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/VipinGK17
Kizheppatt Vipin, Jan Gray, Nachiket Kapre:
Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs. FPL 2017: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.