"Hardware Design of a FPGA-Based Synchronizer for Hiperlan/2."

Ma José Canet et al. (2004)

Details and statistics

DOI: 10.1007/978-3-540-30117-2_51

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21