"A novel methodology for designing high-performance and low-energy FPGA ..."

Kostas Siozios et al. (2006)

> Home

Details and statistics

DOI: 10.1145/1117201.1117236

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/SioziosTST06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/SioziosTST06
Kostas Siozios, Konstantinos Tatas, Dimitrios Soudris, Antonios Thanailakis:
A novel methodology for designing high-performance and low-energy FPGA routing architecture. FPGA 2006: 224

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.