"A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS ..."

Mingqiang Huang et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3490422.3502343

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/HuangLCYLLYLYM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/HuangLCYLLYLYM22
Mingqiang Huang, Yucen Liu, Quan Cheng, Shuxin Yang, Kai Li, Junyi Luo, Zhengke Yang, Qiufeng Li, Hao Yu, Changhai Man:
A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA. FPGA 2022: 50

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.