"Primitive Instantiation for Speed-Area Efficient Architecture Design of ..."

Ayan Palchaudhuri, Anindya Sundar Dhar (2020)

> Home

Details and statistics

DOI: 10.1109/FCCM48280.2020.00038

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fccm/PalchaudhuriD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/PalchaudhuriD20
Ayan Palchaudhuri, Anindya Sundar Dhar:
Primitive Instantiation for Speed-Area Efficient Architecture Design of Cellular Automata based Mageto Logic on FPGA with Built-In Testability. FCCM 2020: 207

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.