"Improved power side channel attack resistance of a 128-bit AES engine with ..."

Arvind Singh et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2017.8094523

access: closed

type: Conference or Workshop Paper

metadata version: 2017-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/SinghKMRDM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SinghKMRDM17
Arvind Singh, Monodeep Kar, Sanu Mathew, Anand Rajan, Vivek De, Saibal Mukhopadhyay:
Improved power side channel attack resistance of a 128-bit AES engine with random fast voltage dithering. ESSCIRC 2017: 51-54

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.