"A 2.5GHz, 6.9mW ΔΣ modulator with standard cell design in ..."

Paolo Madoglio et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2009.5325960

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/MadoglioRCPSLP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/MadoglioRCPSLP09
Paolo Madoglio, Ashoke Ravi, Luis Cuellar, Stefano Pellerano, Parmoon Seddighrad, Ismael Lomeli, Yorgos Palaskas:
A 2.5GHz, 6.9mW ΔΣ modulator with standard cell design in 45nm-LP CMOS using time-interleaving. ESSCIRC 2009: 152-155

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.