"Low-voltage limitations of memory-rich nano-scale CMOS LSIs."

Kiyoo Itoh, Masashi Horiguchi, Masanao Yamaoka (2007)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430250

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ItohHY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ItohHY07
Kiyoo Itoh, Masashi Horiguchi, Masanao Yamaoka:
Low-voltage limitations of memory-rich nano-scale CMOS LSIs. ESSCIRC 2007: 68-75

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.