"A 3.4mW 2.3-to-2.7GHz frequency synthesizer in 0.18-µm CMOS."

Chih-Hsiang Chang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2013.6649070

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ChangYLWC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ChangYLWC13
Chih-Hsiang Chang, Ching-Yuan Yang, Yu Lee, Jun-Hong Weng, Nai-Chen Cheng:
A 3.4mW 2.3-to-2.7GHz frequency synthesizer in 0.18-µm CMOS. ESSCIRC 2013: 53-56

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.