"Yield - Performance Tradeoffs for VLSI Processors with Partially Good ..."

Dimitris Nikolos et al. (1996)

> Home

Details and statistics

DOI: 10.1109/DFTVS.1996.571989

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/NikolosVVV96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/NikolosVVV96
Dimitris Nikolos, Haridimos T. Vergos, Antonis Vazaios, Spyros Voulgaris:
Yield - Performance Tradeoffs for VLSI Processors with Partially Good Two-Level On-Chip Caches. DFT 1996: 53-58

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.