default search action
"Delay Fault Testability on Two-Rail Logic Circuits."
Kazuteru Namba, Hideo Ito (2008)
- Kazuteru Namba, Hideo Ito:
Delay Fault Testability on Two-Rail Logic Circuits. DFT 2008: 482-490
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.