"An 830mW, 586kbps 1024-bit RSA chip design."

Chingwei Yeh et al. (2006)

> Home

Details and statistics

DOI: 10.1109/DATE.2006.244159

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/YehHCWC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/YehHCWC06
Chingwei Yeh, En-Feng Hsu, Kai-Wen Cheng, Jinn-Shyan Wang, Nai-Jen Chang:
An 830mW, 586kbps 1024-bit RSA chip design. DATE Designers' Forum 2006: 24-29

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.